JOBS Recruitment
Recruitment UK
  • Company Background
    招聘人数:0
    Release Date: 2022-11-23

    We are a newly formed R&D centre specializes in silicon photonics IC design. The centre is part of O-Net Technologies Group. Our main targets are to develop next generation integrated FMCW LIDAR devices, and to support other research and development activities of the Group.


    We can offer

    · Be part of apassionate,friendly and dynamic research team

    · Training and career development in cutting-edge research with a fast-growing market

    · Very competitive salary, bonus and meaningful equity

    · Attractive benefits package: private medical insurance, 25 days paid annual leaves plus bank holidays, good pension scheme, and more

    · Hybrid work and flexible working hours

  • Senior Analog/Mixed Signal IC Design Engineer
    招聘人数:0
    Release Date: 2022-11-23

    You will be working with a multi-disciplinary research team in UK, as well as other Engineers in US and China, to design and optimize the analog and digital ASIC chips for a silicon photonics based integrated 3D FMCW imaging system.  


    What you'll be doing

    ✓   Design, verify and document analog ASIC blocks and subsystems (such as driver, TIA, ADC, DAC etc) 

    ✓   Define system architecture and product specifications together with the team. 

    ✓   Design and debug IC layout. 

    ✓   Design and implement ESD circuit. 

    ✓   Collaborate with PCB/layout and photonics engineers to implement the system 

    ✓   Identify and research on novel solutions and draft patent applications when appropriate. 

    ✓   Take on a lead role in ASIC design, implementation and characterization. 

    ✓   Mentor junior engineers 


    Essential requirements

    ✓   Post-graduate qualification (Master) or preferable PhD in Engineering fields. 

    ✓   3+ years of relevant industry experience in Analog/Mixed Signal IC design. 

    ✓   Deep understanding of CMOS analog circuit design practice. 

    ✓   Experience with 10GHz+ ASIC design and layout. 

    ✓   Expert user of ASIC design tools, such as Cadence design environment and Calibre. 

    ✓   Experience in EM simulation with ADS/RFPro tools.  

    ✓   Experience in lab evaluation of IC chips. 

    ✓   Excellent communication skills, critical thinking, attention to details, and self-motivation 


    Nice to have

    ✓   Experience of managing a full Tape-out process. 

    ✓   Device modelling experience (Verilog-AMS, Systemverilog, etc). 

    ✓   Knowledge in chip packaging techniques. 

    ✓   Experience in board level discrete components design and layout.  

    ✓   Good understanding of optoelectronics device (MZM, PD, etc). 

    ✓   Experience with integrated optoelectronic system on chip. 

    ✓   Demonstrated ability to generate high quality patents and research papers. 

    ✓   Knowledge in Phase Modulation of optical signal and coherent detection. 

    ✓   Industrial or research experience in LiDAR system. 

    ✓   Experience of coaching and mentoring new or junior engineers. 


    Please apply online or send your CV to Dr. Xia Chen (xiachen@o-netcom.com).

O-Net Technologies(Shenzhen)Group Co., Ltd.
#35 Cuijing Road, Pingshan District, Shenzhen, China
Sales@o-netcom.com
86-755-2671-0000    86-755-3680-9666  

Scan and follow us!

Copyright ©2018 - 2023 O-Net Technologies(Shenzhen)Group Co., Ltd.
Rhino Cloud provides enterprise cloud services
犀牛云提供云计算服务
X
1

QQ设置

等待加载动态数据...

等待加载动态数据...

等待加载动态数据...

等待加载动态数据...

7

微博

等待加载动态数据...

等待加载动态数据...

5

电话号码管理

等待加载动态数据...

等待加载动态数据...

展开
  • 86 0755-26710000